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Abstract
We consider the design of DSM consistency protocols
for hierarchical architectures. Such architectures typically
consist of a constellation of loosely-interconnected clusters,
each cluster consisting of a set of tightly-interconnected
nodes running multithreaded programs. We claim that high
performance can only be reached by taking into account
this interconnection hierarchy at the very core of the pro-
tocol design. Previous work has focused on improving lo-
cality in data management by caching remote data within
clusters. In contrast, our idea is to improve locality in the
synchronization management. We demonstrate the feasi-
bility through an experimental implementation of this idea
in a home-based protocol for Release Consistency, and we
provide a preliminary evaluation of the expectable perfor-
mance gain.
1. Introduction
Many recent high-performance computing platforms
have been built by assembling together a large number of
commercial off-the-shelf PCs. Such architectures are usu-
ally made of a constellation of loosely-connected clusters,
each of them being made of a set of tightly-connected
nodes. To exploit these architectures efficiently, many
modern applications use multithreaded programming tech-
niques to overlap communication delays with computation
smoothly. Thus, the grand picture is a hierarchical inter-
connection structure with (at least) three levels of latency:
1) inter-cluster communication, through low-cost, medium-
latency Local Area Networks (FastEthernet, etc.); 2) inter-
node communication through specific low-latency System
Area Networks (SCI, Myrinet, etc.); and 3) inter-thread
communication, through direct memory-level interaction.
The ratio of latency between each level typically ranges
from 10 to 100.
Designing middleware for such large, hierarchical con-
figurations is a major scientific and technical challenge, as
most existing solutions have been designed within a com-
pletely different context: a small to moderate number of
nodes, e.g., a few dozens; a flat, hierarchy-unaware inter-
connection, where the communication latency may be con-
sidered as uniform across the partners. The common obser-
vation is that such approaches do not scale well in general,
and that the hierarchical nature of the configuration must be
taken into account at the very early design steps. An exten-
sive re-thinking of the design is unavoidable.
Significant work has already been carried out to adapt
MPI implementations on such large-scale, hierarchical ar-
chitectures [11, 10, 8], but very little study has been devoted
to improve the performance of Distributed Shared Memory
systems in such hierarchical configurations. A number of
efforts have been dedicated to the design of efficient DSM
systems for (flat) clusters of SMP nodes, like Cashmere-
2L [16] and HLRC-SMP [14], which exhibit a two-level hi-
erarchy: 1) message-passing communication at the higher,
inter-node level; and 2) physically shared memory at the
lower, intra-node level. In contrast, we are interested here
in constellations of clusters of nodes, should these nodes
be mono- or multi-processors. Message-passing is used
for constellation-level and cluster-level communications,
whereas node-level communication between threads relies
on virtual-memory sharing.
When used “blindly” on such architectures, traditional
consistency protocols intended for flat configurations usu-
ally fail to deliver good performance. Even the widely-
accepted Multiple-Writer DSM protocols designed for re-
laxed consistency models, are affected. Indeed, these pro-
tocols heavily rely on data transfers to and from nodes shar-
ing a page, to inform each other about the modifications.
Should a page be shared among different clusters, the per-
formance of the whole system is limited by the high-latency
inter-cluster links. An early work in this domain was for in-
stance the Dosmos system [6]. One of the most advanced
work we are aware of on this topic is the Clustered-LRC [4]
DSM system. That system extends a protocol for Lazy Re-
lease Consistency (LRC) used by TreadMarks [1], by taking
into account the hierarchical interconnection in the man-
agement of replicated data. The main idea is to introduce
cluster-based proxies, whose role is to cache page modifi-
cations at the level of each cluster. Successive accesses to
the same page by nodes located within the same cluster can
re-use the locally cached diffs, in contrast to the original
TreadMarks DSM system.
We claim that this data management-directed approach
is not the only way to obtain high performance from DSM
systems on large, hierarchical architectures running multi-
threaded programs. Indeed, another major source of ineffi-
ciency in this context is synchronization, since DSM proto-
cols for relaxed consistency models heavily rely on system-
wide locks. Any access to shared data involves acquiring a
lock, so that the latency of this operation is a crucial per-
formance factor. Therefore, our purpose is to explore alter-
native, hierarchy-aware implementations for locks, where
the acquisition time can take advantage of locality. Then
we show how consistency protocols can benefit from this
optimized implementation.
In this paper, we focus on Release Consistency proto-
cols. We consider a flat protocol based on an eager, home-
based approach, and we show that it is possible to make it
hierarchy-aware while preserving the original semantics of
the consistency model. The price to pay is a more elaborate
management of fairness at the inter-node and inter-cluster
levels. Though this paper focuses on a specific protocol,
we claim that the approach is generic and can be applied to
other similar protocols for relaxed consistency models.
The paper is organized as follows. In Section 2, we de-
scribe the original flat protocol and we show how it can be
made hierarchy-aware, by introducing the notion of par-
tial lock release. Section 3 illustrates some noteworthy im-
plementation details related to this technique and Section 4
reports preliminary performance results obtained on the
DSM-PM2 generic implementation platform [2] for DSM
protocols. Unfortunately, the experiments could only be run
on a PC cluster far too small with respect to modern large-
scale architectures. Nevertheless, we can already demon-
strate significant performance improvements on synthetic
benchmarks.
2. A Hierarchy-Aware Protocol for Release
Consistency
2.1. Hierarchy Awareness
The performance criterion we consider is latency: while
bandwidth increases with technology, the latency of remote
requests will always remain a function of switch delays and
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Figure 1. Hierarchy of interconnections be-
tween threads, nodes and clusters: the
thicker the line, the higher the latency.
distance, becoming the limiting factor of a network connec-
tion [9]. Another reason why we focus on latency rather
than bandwidth is that we are dealing with small messages
of a few bytes (invalidation messages, acknowledgements)
and relatively small messages of 4 kB or 8 kB (a page). We
assume that we have only one process per node for the sake
of simplicity, and we consider a 3-level hierarchy defining
two gaps in the communication performance (see Figure 1):
• several threads running on a node, sharing the same
address space within a single process;
• several nodes inside the same cluster communicating
through a low-latency network such as SCI [15];
• several clusters in a constellation communicating
through a higher-latency network such as FastEthernet.
Our experimental platform is made of PCs (PentiumII
at 450 MHz) connected over a fully-switched FastEther-
net network, and equipped with relatively old SCI cards
(type D310). On this platform, we observe an inter-cluster
FastEthernet/TCP latency of 100 µs and an intra-cluster
SCI/SISCI latency of 8 µs. Thus, the ratio of latency is
around 12.
To cope with such a gap in the latencies, we try to min-
imize the number of messages sent over the high-latency
links, and to make synchronization and consistency opera-
tions as local as possible.
2.2. A flat Home-Based Protocol
Our goal is to illustrate how a consistency protocol can
benefit from hierarchy-aware synchronization. For the sake
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of simplicity, we use an eager variant of the HLRC [7, 19]
(Home-Based Lazy Release Consistency) protocol as a
starting point.
HLRC allows multiple writers (i.e., concurrent threads
running on different nodes) to modify different parts of a
page simultaneously. These modifications are made within
critical sections. Each page is statically attached to a partic-
ular node (called home node), which is in charge of main-
taining an up-to-date version of the page. When a thread has
finished its write accesses to a page, it exits its critical sec-
tion by releasing a lock. At that moment, the thread com-
putes its modifications to the page (diffs) and sends them
to the home node, which applies them immediately. The
other possible copies of the modified page are invalidated
by sending invalidation messages to the nodes holding the
copies. Later, on a page fault following such an invalida-
tion, the faulting nodes fetch the whole page from the home
node.
In the original HLRC protocol, the replicated pages are
lazily invalidated at the acquire operation following the crit-
ical section in which a page was modified. In contrast,
we consider an eager variant of HLRC, in which invali-
dation messages are eagerly (i.e., immediately) sent out to
the nodes holding copies of the modified pages. This vari-
ant is simpler, since it avoids the need for timestamps for
page version handling. A multithreaded version of this ea-
ger variant of HLRC, called HBRC [3] (Home-Based Re-
lease Consistency), has been previously designed and im-
plemented on top of the DSM-PM2 generic implementation
platform [2] for DSM protocols. We used this protocol as a
starting point and derived a new, hierarchy-aware protocol,
which we implemented and evaluated using the DSM-PM2
platform.
The efficiency of the HBRC protocol is limited by two
key factors. First, we note that in “traditional” imple-
mentations of distributed locks, the scheduling policy used
to handle lock requests does not take into account local-
ity [13, 18]. Our experience shows that using locality-based
lock acquisition scheduling can significantly improve the
overall efficiency. The second key factor is related to the
management of the invalidation acknowledgements follow-
ing a lock release. In the HBRC protocol, upon receipt
of diffs during a release operation, the home node sends
out invalidation messages to all the nodes holding copies
of the modified pages. In order to ensure memory consis-
tency, the thread which releases the lock must not grant it
to another thread before receiving all invalidation acknowl-
edgements. This operation is system-wide, since acknowl-
edgements may come from local nodes of the same cluster
and from remote nodes of distant clusters. Thus, the delay
for such an operation is limited by the latency of the inter-
cluster communications.
The main contribution of this paper is to show how a
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Figure 2. Reordering of lock acquisitions and
partial release.
hierarchy-aware approach can be used to tackle these two
limitations.
2.3. Hierarchy-Aware Synchronization
Let us consider Node 1 in Cluster A which has acquired
a lock and is currently executing in critical section (see
Figure 2). Now, Node 2 in Cluster B and then Node 0
in Cluster A want to acquire the same lock. A hierarchy-
unaware implementation of the distributed mutual exclusion
may grant the lock to the first requester (remote Node 2),
so we may incur two high-latency communications to ex-
change the lock between both clusters. In our hierarchy-
aware implementation of distributed mutual exclusion, the
lock will be granted first to Node 0 in the local cluster A,
even if the request from Cluster B arrived first. Thus, we
incur one low-latency communication for the lock to travel
within Cluster A plus one high-latency communication for
the lock to go from Cluster A to Cluster B. We re-order the
lock acquisitions at the cluster level to trade a high-latency
message for a low-latency one.
We reproduce the same priority mechanism between the
threads of a node as between the nodes of a cluster. Thus,
we re-order the lock acquisitions at the node level to mini-
mize the number of communications between nodes.
2.4. Partially Releasing Locks Within Clusters
In the flat version of HBRC, while releasing a lock,
Node 1 must wait for all the page invalidation acknowl-
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edgements prior to granting the lock to another node. Yet, it
is likely that the acknowledgements coming from the local
cluster will arrive before those coming from remote clus-
ters through a higher-latency network. So, in our hierar-
chical protocol, Node 1 will grant the lock to Node 0 (see
Figure 2) in the local cluster A after receiving the acknowl-
edgements from the local cluster, without waiting for those
coming from remote clusters: we call that Partial Release.
Then, when Node 0 enters the critical section, its mem-
ory accesses are ensured to be consistent because the pages
modified during the previous critical section have been in-
validated. We are certain that the DSM pages on Node 0
have actually been invalidated, since Node 1 received the
acknowledgements from all the nodes in its local cluster be-
fore granting the lock.
Thus, the lock can travel from node to node within the
same cluster several times, without requiring receipt of the
invalidation acknowledgements from remote clusters, with-
out wasting time waiting for remote acknowledgements. As
and when invalidation acknowledgements are received from
remote clusters, the lock gets fully released on the nodes
which successively acquired it in Cluster A, and a notifica-
tion is propagated along that chain of nodes. The lock will
not leave Cluster A until after being fully released by all the
nodes of the chain.
2.5. Avoiding Useless Modification Propagations
In the flat version of HBRC, while releasing a lock, a
thread systematically sends to the home nodes the modifica-
tions made on the DSM pages in the latest critical section.
In contrast, in our hierarchical protocol, when a thread re-
leases a lock, it does not send the modifications if another
thread on the same node is granted the lock immediately.
That scheme is correct from the perspective of memory
consistency because two threads on a node share the same
address space. The modifications made by any number of
threads which acquired the same lock successively on the
same node will be sent all at once when the lock is granted
to another node.
In Section 2.3, we saw that a thread on a node prefers
granting a lock to another thread on the same node rather
than to another node. That priority mechanism makes it
more frequent for a thread to grant a lock to another thread
on the same node. Therefore, it exhibits more situations
where it is useless to send the modifications to the home
nodes.
2.6. Handling the Lack of Fairness
As we saw in Section 2.3, our hierarchy-aware imple-
mentation of the distributed mutual exclusion prefers grant-
ing a lock to local threads and to local nodes: when two
threads are in competition with each other to acquire a lock,
the thread currently holding the lock will prefer granting it
to another thread on the same node rather than to another
node; similarly, when two nodes are in competition with
each other to acquire a lock, the node currently holding the
lock will prefer granting it to a node in the same cluster
rather than to a node in a remote cluster.
That re-ordering of lock acquisitions may lead to unfair-
ness. That lack of fairness may result in situations of starva-
tion. For instance, a node in Cluster B may want to acquire
a lock while some nodes in Cluster A also want to acquire
the same lock indefinitely: if the lock is initially in Clus-
ter A, then it will never travel to Cluster B because of the
mechanism of priority.
To overcome that shortcoming, bounds have been set and
can be tuned to limit the number of consecutive acquisitions
of a lock by threads on the same node while other nodes
have requested the lock; similarly, bounds have also been
set and can be tuned to limit the number of consecutive ac-
quisitions of a lock inside the same cluster while nodes in
other clusters have requested the lock. Note that if those
bounds are set to 1, then we have a flat implementation of
distributed mutual exclusion, with no priority granted to lo-
cal threads or local nodes; when the bounds are set to infin-
ity, then fairness is not enforced any longer.
Thus, we trade fairness for performance in terms of ex-
ecution time, without sacrificing correctness or leading to
deadlocks.
3. Noteworthy Implementation Details
Conceptually, a list of requesting threads is attached to
each lock. That list is ordered in function of the order
in which the lock requests were received. Two counters
are also attached to the lock: thread_privilege and
node_privilege, initially set to zero.
When a thread wants to release a lock to exit a critical
section, it searches the list of requesting threads for another
thread on the same node. If such a requester is found, then
the modifications made on the DSM pages are not sent to
the home nodes (Section 2.5), and the lock is immediately
granted to the local thread. If the new owner of the lock was
not the first requester in the list, then the counter thread_
privilege is incremented by 1, meaning that this thread
was selected to the detriment of the first requester of the
list. When the counter thread_privilege reaches a
limit max_tp (which can be tuned by the user application
for more fairness), the priority to the local thread is not ap-
plied: the lock will be granted to a thread on another node
if any, and the counter thread_privilege will be reset
to zero.
In case the list does not contain a requesting thread on
the same node, or if the counter thread_privilege
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reached its limit, then the modifications made on the DSM
pages are sent to the home nodes. After receiving the in-
validation acknowledgements from the nodes in the local
cluster (Section 2.4), the thread exiting the critical section
searches the list of requesters attached to the lock for a
thread in the local cluster. If such a requesting thread is
found, then it is granted the lock. If the new owner of the
lock was not the first requester in the list, then the counter
node_privilege is incremented by 1, meaning that this
thread was selected to the detriment of the first requester of
the list. When the counter node_privilege reaches a
limit max_np (which can be tuned by the user application
for more fairness), the priority to the local node is not ap-
plied: the lock will be granted to a thread in another cluster,
and the counter node_privilege will be reset to zero.
4. Preliminary Performance Evaluation
This section presents the experiments we carried out
to quantify the performance gains due to hierarchy-aware
synchronization and to the hierarchical consistency pro-
tocol. Those experiments were run on the platform de-
scribed in Section 2.1: the PCs we used were PentiumII’s
at 450 MHz under Linux 2.2.18, connected over a fully-
switched FastEthernet network (for the inter-cluster links)
and equipped with relatively old SCI cards (type D310) for
the intra-cluster links. On this particular platform, we ob-
served an inter-cluster FastEthernet/TCP latency of 100 µs
and an intra-cluster SCI/SISCI latency of 8 µs. Thus, the
ratio of latency was around 12.
Our experiments have been conducted using the DSM-
PM2 experimental implementation platform for multi-
threaded DSM consistency protocols. This user-level plat-
form provides basic building blocks, allowing for an easy
design, implementation and evaluation of a large variety of
multithreaded consistency protocols within a unified frame-
work. It relies on the PM2 (Parallel Multithreaded Ma-
chine, [12]), a runtime system for distributed, multithreaded
applications. PM2 provides a POSIX-like programming in-
terface for thread creation, manipulation and synchroniza-
tion in user space, on cluster architectures. PM2 is available
on most UNIX-like operating systems, including Linux and
Solaris. For network portability, PM2 uses a communica-
tion library called Madeleine [5], which has been ported on
top of a large number of communication interfaces: high-
performance interfaces, like SISCI/SCI and VIA, but also
more traditional interfaces, like TCP and MPI. DSM-PM2
inherits this portability, since all its communication routines
rely on Madeleine. Communication operations provided by
Madeleine are guaranteed to be reliable (no message loss).
We used the version 3 of Madeleine, which copes with hi-
erarchical, network-heterogeneous clusters. This feature al-
lowed us to perform our experimental evaluation without
any network-specific code at the protocol level.
4.1. Hierarchy-Aware Synchronization
The table below demonstrates the performance gain ob-
tained from our hierarchy-aware implementation of dis-
tributed mutual exclusion using a synthetic application.
That program runs on four nodes connected over our SCI
network in a single cluster: each node runs four threads.
Each thread executes an empty critical section 10,000 times
using a unique lock: executing an empty critical section
consists in acquiring the lock and releasing it immediately.
Varying the parameter max_tp which limits the number of
consecutive acquisitions of a lock by the threads of a node
(Section 3), we quantify the effect of the priority given to
local threads for granting locks.
max_tp 1 5 15 25 ∞
Time ratio 1 3.4 5.8 6.9 ' 60 (unfair)
We measured the time Tflat it takes to execute our synthetic
application using a flat version of our implementation of
mutual exclusion, with no priority given to local threads.
Then we measured the time Thierarchy it takes to execute
the same program using our hierarchy-aware implementa-
tion of mutual exclusion for different values of max_tp.
The time ratios TflatThierarchy given in the table show the speedups
due to hierarchy-awareness in granting locks. As expected,
the greater max_tp, the greater the speedup, because more
threads can acquire the lock in a row on the same node, so
less messages are exchanged between the nodes to transmit
the lock.
4.2. Partially Releasing Locks Within Clusters
Figure 3 reports the performance gain obtained from
the partial release mechanism using a synthetic application.
The program runs on a varying number of clusters: each
cluster has two nodes connected over SCI, and the clus-
ters are interconnected through a fully-switched FastEther-
net network as described in Section 2.1. There is just one
thread per node executing 10,000 critical sections consisting
in acquiring a unique lock, incrementing a unique shared in-
teger and releasing the lock.
We measured the time it takes to execute a single criti-
cal section in our synthetic application without the partial
release, i.e., waiting for all the invalidation acknowledge-
ments before releasing a lock. Then we measured the time
it takes to execute a single critical section in the same pro-
gram using our hierarchical protocol with the partial release.
Both measurements were performed without any limit on
the number of consecutive acquisitions of a lock inside a
cluster (max_np = ∞). Figure 3 shows the timings for
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release.
different numbers of 2-node clusters. The hierarchical pro-
tocol performs 3 times as fast as the flat protocol with 5
clusters, and 4 times as fast with 6 clusters: the more we
have clusters, the more we have high-latency links and the
more our hierarchical protocol can take advantage of the
partial release. Indeed, as the number of clusters grows, the
flat protocol will be more likely to wait for remote acknowl-
edgements, while our hierarchical protocol does not need to
wait for the remote acknowledgements.
4.3. Avoiding Useless Modification Propagations
The table below demonstrates the performance gain ob-
tained from not sending modifications to the home node
when a thread exiting a critical section grants the lock im-
mediately to another thread on the same node. We use the
same configuration as in Section 4.1: four nodes connected
over SCI in a single cluster, each of which running four
threads. Each thread executes 10,000 critical sections con-
sisting in acquiring a unique lock, incrementing a unique
shared integer and releasing the lock.
max_tp 1 5 15 25 ∞
Time ratio 1 2.1 4.7 7.3 unfair
We measured the time Tflat it takes to execute our synthetic
application, with a flat protocol which systematically sends
the modifications to the home node at the release operation.
Then we measured the time Thierarchy it takes to execute the
same program using our hierarchical protocol, i.e., without
sending page modifications when a thread exiting a critical
section grants the lock immediately to another thread on the
same node. The table gives the time ratios TflatThierarchy for dif-
ferent values of max_tp: the higher the priority to local
threads, the greater performance gain our protocol achieves
by not sending the modifications systematically, but the less
fairness is enforced. Once again, our hierarchical protocol
exchanges less messages between the nodes and waits less
often for invalidation acknowledgements.
5. Conclusion
Our objective is to obtain high performance from
DSM systems on large, hierarchical architectures, typi-
cally constellations of loosely-connected clusters of tightly-
connected nodes running multithreaded programs. We
claim that this goal cannot be reached without consider-
ing this hierarchical architecture at the very core of the de-
sign. Some work has already been carried out regarding
the management of data, more precisely caching the diffs at
cluster-level in a Lazy Release Consistency protocol [4]. In
this paper, we have explored an alternative, complementary
approach: managing synchronization in a hierarchy-aware
manner, by taking into account the lower communication la-
tency between partners located closer within the hierarchy.
Our contribution is twofold. First, we propose a hierarchy-
aware approach to distributed synchronization. Second, we
introduce the concept of Partial Release for locks, which al-
lows consistency protocols to efficiently exploit the earlier
delivery of acknowledgements issued by closer partners.
We believe that this concept of partial release is general
enough to be applied to other synchronization objects than
locks, such as semaphores or monitors. However, it can-
not be used in conjunction with barriers: by definition, no
thread can exit a barrier before all the participating threads
all over the system have synchronized with each other. We
also suggest that the partial release concept could be ap-
plied to any Eager Release Consistency protocol, where the
thread exiting a critical section must wait for some kind of
acknowledgements before actually releasing the lock.
Our preliminary experiments with micro-benchmarks
demonstrate significant improvements in terms of perfor-
mance. Unfortunately, the experiments could only be run
on a platform far too small with respect to modern, large-
scale architectures. Also, we still need to carry out fur-
ther tests using realistic applications such as Splash-2 pro-
grams [17]. We anticipate that lock-intensive applications
will especially take advantage of our specific partial release
implementation. Among the Splash-2 applications, Ocean
and Cholesky look particularly favorable.
We anticipate that the greater the ratio between inter- and
intra-cluster latencies, the better performance gain our solu-
tion will yield. For instance, with recent hardware, the ratio
of latency between Local-Area and System-Area communi-
cations can exceed 20; between Wide-Area and Local-Area
communications, the ratio of latency can be as high as 500.
Our work focused on synchronization locality, as op-
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posed to the work done by Arantes et al. [4], which con-
centrates on data locality. It would be interesting to con-
sider merging these two approaches to add up their respec-
tive performance improvements.
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